Hardware for Machine Learning Systems

Pooyan Jamshidi UofSC

The slides are mainly based on a NeurIPS'15 tutorial by William Dally

Typical Deep Learning System Stack



Accelerators and Hardwares

Hardware and Data enable DNNs



2012

The need for Speed

- Larger data sets and models lead to better accuracy but also increase computation time. Therefore progress in deep neural networks is limited by how fast the networks can be computed.
- Likewise the application of convnets to low latency inference problems, such as pedestrian detection in self driving car video imagery, is limited by how fast a small set of images, possibly a single image, can be classified.

More data \Rightarrow Bigger Models \Rightarrow More Need for Compute But Moore's law is no longer providing more compute...

Lavin & Gray, Fast Algorithms for Convolutional Neural Networks, 2015

Problem

Acceleration

- Run a network faster (Performance, inf/s)
- Run a network more efficiently
 - Energy (inf/J)
 - Cost (inf/s\$)
- Inference
 - Just running the network forward
- Training
 - Running the network forward
 - Back-propagation of gradient
 - Update of parameters

What Network? DNNs, CNNs, and RNNs









Repeat for each layer

W_{ii} b Х ai Output activations Input activations weight matrix



Backpropagation just does this backward

bi
E

Wij
X

aj

Output gradient

Training, and Latency Insensitive Networks can be Batched – operation is M x M – gives re-use of weights



For real time you can't batch And there is sparsity in both weights and activations key operations is spM x spV



Backpropagation just does this backward

bi
=
Wij
X
aj

weight matrix
Nuput gradient

CNNs – For Image Inputs, Convolutional stages act as trained feature detectors



CNNs require Convolution in addition to M x V



CNNs require Convolution in addition to M x V



RNNs



Some Other Operations



$$w_{ij} += \alpha a_j g_i$$

Pooling

ReLU (or other non-linear function)

Weight Update

Infrastructure



Summary of the Problem

- Run DNNs, CNNs, and RNNs
 - For training and inference
 - Can batch if not latency sensitive
- Optimize
 - Speed inf/s
 - Efficiency inf/J, inf/s\$
- Key operations are
 - MxV
 - MxM if batched
 - May be sparse (spM x spV)
 - Convolution
- Also
 - Pooling, non-linear operator (ReLU), weight update

Baseline

Baseline Performance Xeon E5-2698 – Single Core



AlexNet – inference, batched 30 f/s 3.2 f/J Most ops on AVX (SIMD) units

Moore's law made CPUs 300x faster than in 1990 But its over...



Original data collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond and C. Batten Dotted line extrapolations by C. Moore

Parallelization

To go faster, use more processors

Lots of parallelism in a DNN



Lots of parallelism in a DNN



- Inputs
- Points of a feature map
- Filters
- Elements within a filter

- Multiplies within layer are independent
- Sums are reductions
- Only layers are dependent
- No data dependent operations
 => can be statically scheduled

Data Parallel – Run multiple inputs in parallel





Data Parallel – Run multiple inputs in parallel



- Doesn't affect latency for one input
- Requires P-fold larger batch size
- For training requires coordinated weight update

Parameter Update



Large Scale Distributed Deep Networks, Jeff Dean et al., 2013

Model Parallel Split up the Model – i.e. the network

Model-Parallel Convolution



Model-Parallel Convolution – by output region (x,y)



Model-Parallel Convolution – By output map j (filter)



Model Parallel Fully-Connected Layer (M x V)





Model Parallel Fully-Connected Layer (M x V)





Hyper-Parameter Parallel Try many alternative networks in parallel

CPU Parallelism – Core i7 – 1 core vs 6 cores



NVIDIA, "Whitepaper: GPU-based deep learning inference: A performance and power analysis."

Data and Model Parallel Performance



Dean et al. Large Scale Distributed Deep Networks, NIPS 2012

Summary of Parallelism

- Lots of parallelism in DNNs
 - 16M independent multiplies in one FC layer
 - Limited by overhead to exploit a fraction of this
- Data parallel
 - Run multiple training examples in parallel
 - Limited by batch size
- Modelparallel
 - Split model over multiple processors
 - By layer
 - Conv layers by map region
 - Fully connected layers by output activation
- Easy to get 16-64 GPUs training one model in parallel

GPUs

• To go fast, use multiple processors

- To go fast, use multiple processors
- To be efficient and fast, use GPUs

- To go fast, use multiple processors
- To be efficient and fast, use GPUs
- To be efficient and go really fast, use multiple GPUs

Titan X



- 3072 CUDA cores @ 1 GHz
- 6 Teraflops FP32
- 12GB of GDDR5 @ 336 GB/sec
- 250W TDP
- 24GFLOPS/W
- 28nm process

Tegra X1



- 256 CUDA cores @ ~1 GHz
- 1 Teraflop FP16
- 4GB of LPDDR4 @ 25.6 GB/s
- 15 W TDP (1W idle, <10W typical)
- 100GFLOPS/W(FP16)
- 20nm process

Xeon E5-2698 CPU v.s. TitanX GPU



NVIDIA, "Whitepaper: GPU-based deep learning inference: A performance and power analysis."

Tegra X1 vs Core i7



NVIDIA, "Whitepaper: GPU-based deep learning inference: A performance and power analysis."

Parallel GPUs



Ren Wu et al., Deep Image: Scaling up Image Recognition, arXiv 2015

Parallel GPUs on Deep Speech 2



Baidu, Deep Speech 2: End-to-End Speech Recognition in English and Mandarin, 2015

Summary of GPUs

- Titan X ~6x faster, 4x more efficient than Xeon E5
- TX1 11.5x more efficient than Core i7
- On inference
- Larger gains on training
- Data parallelism scales easily to 16GPUs
- With some effort, linear speedup to 128GPUs

Reduced Precision

Benefits

- Reducing precision
- Reduces storage
- Reduces energy
- Improves performance
- Has little effect on accuracy to a point





$$b_i = f(\sum_j w_{ij} a_i)$$



How much accuracy do we need in the computations:

$$b_i = f\left(\sum_j w_{ij} a_i\right)$$

$$w_{ij} = w_{ij} + \alpha a_i g_j$$

Number Representation



Cost of Operations



Energy numbers are from Mark Horowitz "Computing's Energy Problem (and what we can do about it)", ISSCC 2014 Area numbers are from synthesized result using Design Compiler under TSMC 45nm tech node. FP units used DesignWare Library.

The Importance of Staying Local



Mixed Precision



Mixed Precision



Mixed Precision



Batch normalization important to 'center' dynamic range

Weight Update



Weight Update



Stochastic Rounding



Reduced Precision for Inference



Reduced Precision For Training



Figure 2. MNIST dataset using CNNs: Training error (a) and the test error (b) for training using fixed-point number representation and rounding mode set to either "Round to nearest" or "Stochastic rounding". The word length for fixed-point numbers WL is kept fixed at 16 bits and results are shown for different fractional (integer) lengths for weights and weight updates: 12(4), and 14(2) bits. Layer outputs use $\langle 6, 10 \rangle$ format in all cases. Results using float are also shown for comparison.

S. Gupta et.al "Deep Learning with Limited Numerical Precision" ICML 15

Summary of Reduced Precision

- Can save memory capacity, memory bandwidth, memory power, and arithmetic power by using smaller numbers
- FP16 works with little effort
 - 2x gain in memory, 4x in multiply power
- With care, one can use
 - 8b for convolutions
 - 4b for fully-connected layers
- Batch normalization important to 'center' ranges
- Stochastic rounding important to retain small increments